NI 5422 Specifications

NI PXI-5422 16-Bit 200 MS/s Arbitrary Waveform Generator

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- Signals terminated with 50 Ω.
- Direct Path set to 1 V_{pk-pk}, Low-Gain Amplifier Path set to 2 V_{pk-pk}, and High-Gain Amplifier Path set to 12 V_{pk-pk}.
- Sample rate set to 200 MS/s and the Sample Clock Source set to Divide-by-*N*.

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 5422 specifications, visit `ni.com/manuals`.

To access all the NI 5422 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5422 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.

Contents

NATIONAL INSTRUMENTS

CH 0
(Channel 0 Analog Output, Front Panel Connector)

Table 1.

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage Characteristics		
Output Paths	1. The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute. 2. The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V_{pk-pk} to 0.707 V_{pk-pk}.	—
DAC Resolution	16 bits	—

Table 1. (Continued)

<table>
<tr><th>Specification</th><th colspan="4">Value</th><th>Comments</th></tr>
<tr><td colspan="6">Amplitude and Offset</td></tr>
<tr><td rowspan="10">Amplitude Range</td><td rowspan="2">Path</td><td rowspan="2">Load</td><td colspan="2">Amplitude (V_{pk-pk})</td><td rowspan="10">1. Amplitude values assume the full scale of the DAC is utilized. If an amplitude smaller than the minimum value is desired, then waveforms less than full scale of the DAC can be used.
2. NI-FGEN compensates for user-specified resistive loads.</td></tr>
<tr><td>Minimum Value</td><td>Maximum Value</td></tr>
<tr><td rowspan="3">Direct</td><td>50 Ω</td><td>0.707</td><td>1.00</td></tr>
<tr><td>1 kΩ</td><td>1.35</td><td>1.90</td></tr>
<tr><td>Open</td><td>1.41</td><td>2.00</td></tr>
<tr><td rowspan="3">Low-Gain Amplifier</td><td>50 Ω</td><td>0.00564</td><td>2.00</td></tr>
<tr><td>1 kΩ</td><td>0.0107</td><td>3.81</td></tr>
<tr><td>Open</td><td>0.0113</td><td>4.00</td></tr>
<tr><td rowspan="3">High-Gain Amplifier</td><td>50 Ω</td><td>0.0338</td><td>12.0</td></tr>
<tr><td>1 kΩ</td><td>0.0644</td><td>22.9</td></tr>
<tr><td>Open</td><td>0.0676</td><td>24.0</td></tr>
<tr><td>Amplitude Resolution</td><td colspan="4">3 digits</td></tr>
<tr><td>Offset Range</td><td colspan="4">Span of ±50% of Amplitude Range with increments <0.0028% of Amplitude Range.</td><td>Not available on the Direct Path.</td></tr>
</table>

Table 1. (Continued)

Specification	Value			Comments
Maximum Output Voltage				
Maximum Output Voltage	Path	Load	Maximum Output Voltage (V)	The combination of Amplitude and Offset is limited by the Maximum Output Voltage.
	Direct	50 Ω	±0.500	
		1 kΩ	±0.953	
		Open	±1.000	
	Low-Gain Amplifier	50 Ω	±1.000	
		1 kΩ	±1.905	
		Open	±2.000	
	High-Gain Amplifier	50 Ω	±6.000	
		1 kΩ	±11.43	
		Open	±12.00	
Accuracy				
DC Accuracy	For the Low-Gain or High-Gain Amplifier Path: ±0.2% of Amplitude ± 0.05% of Offset ± 500 µV (within ±10 °C of self-calibration temperature) ±0.4% of Amplitude ± 0.05% of Offset ± 1 mV (0 °C to 55 °C)			All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths also are calibrated for offset errors. Calibrated for high impedance load.
	For the Direct Path: Gain Accuracy: ±0.2% (within ±10 °C of self-calibration temperature) Gain Accuracy: ±0.4% (0 °C to 55 °C) DC Offset Error: ±30 mV (0 °C to 55 °C)			
AC Amplitude Accuracy	±1.0% of desired Amplitude ± 1 mV			50 kHz sine wave.
Output Characteristics				
Output Impedance	50 Ω nominal or 75 Ω nominal, software-selectable.			—
Output Coupling	DC			—

Table 1. (Continued)

Specification	Value			Comments
Output Characteristics (Continued)				
Output Enable	Software-selectable. When the Output Path is disabled, the CH 0 Output is terminated to ground with a 1 W resistor equal to the selected output impedance.			—
Maximum Output Overload	The CH 0 output can be connected to a 50 Ω, ±12 V (±8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.			—
Waveform Summing	The CH 0 output supports waveform summing among similar paths—specifically, the outputs of multiple NI 5422 signal generators can be cabled directly together.			—
Frequency and Transient Response				
Analog Filter	Software-selectable 7-pole elliptical filter.			Available on Low-Gain Amplifier and High-Gain Amplifier Paths.
Pulse Response	Path			Values are typical. Analog Filter disabled. Measured with a 1 m RG-223 cable.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
Rise/Fall Time	1.0 ns	2.1 ns	4.8 ns	
Aberration	16%	6%	8%	



Figure 1. Normalized Passband Flatness, Direct Path



Figure 2. Normalized Passband Flatness, Low-Gain Amplifier Path



Figure 3. Normalized Passband Flatness, High-Gain Amplifier Path



Figure 4. Pulse Response, Low-Gain Amplifier Path with a 50 Ω Load

Table 1. (Continued)

Specification	Value			Comments
Suggested Maximum Frequencies for Common Functions				
Function	Path			Disable the Analog Filter for square, ramp, and triangle functions.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
Sine	80 MHz	80 MHz	43 MHz	
Square	Not Recommended	50 MHz	25 MHz	
Ramp	Not Recommended	10 MHz	10 MHz	
Triangle	Not Recommended	10 MHz	10 MHz	



Figure 5. Recommended Sine Wave Frequency Versus Amplitude

Table 1. (Continued)

Specification	Value			Comments
Spectral Characteristics				
Spurious-Free Dynamic Range (SFDR) with Harmonics	Path			Amplitude –1 dBFS. Measured from DC to 100 MHz. Also called harmonic distortion. SFDR with harmonics at low amplitudes is limited by a –148 dBm/Hz noise floor. All values are typical and include aliased harmonics.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
1 MHz	–70 dBc	–65 dBc	–66 dBc	
5 MHz	–70 dBc	–65 dBc	–58 dBc	
10 MHz	–70 dBc	–65 dBc	–52 dBc	
20 MHz	–63 dBc	–64 dBc	–49 dBc	
30 MHz	–57 dBc	–60 dBc	–43 dBc	
40 MHz	–48 dBc	–53 dBc	–39 dBc	
50 MHz	–48 dBc	–53 dBc	—	
60 MHz	–47 dBc	–52 dBc	—	
70 MHz	–47 dBc	–52 dBc	—	
80 MHz	–41 dBc	–52 dBc	—	

Table 1. (Continued)

Specification	Value			Comments
Spectral Characteristics (Continued)				
Spurious-Free Dynamic Range (SFDR) without Harmonics	Path			Amplitude –1 dBFS. Measured from DC to 100 MHz. SFDR without harmonics at low amplitudes is limited by a –148 dBm/Hz noise floor. All values are typical and include aliased harmonics.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
1 MHz	–85 dBFS	–80 dBFS	–77 dBFS	
5 MHz	–85 dBFS	–80 dBFS	–77 dBFS	
10 MHz	–80 dBFS	–80 dBFS	–77 dBFS	
20 MHz	–80 dBFS	–80 dBFS	–77 dBFS	
30 MHz	–73 dBFS	–71 dBFS	–68 dBFS	
40 MHz	–48 dBFS	–58 dBFS	–55 dBFS	
50 MHz	–48 dBFS	–53 dBFS	—	
60 MHz	–47 dBFS	–52 dBFS	—	
70 MHz	–47 dBFS	–52 dBFS	—	
80 MHz	–41 dBFS	–52 dBFS	—	

Average Noise Density		Amplitude Range		Average Noise Density			Average Noise Density at small amplitudes is limited by a –168 dBm/Hz noise floor.
	Path	V_{pk-pk}	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/ Hz	
	Direct	1.00	4.0	19.9	–141	–145	
	Low Gain	0.06	–20.5	1.3	–164	–144	
	Low Gain	0.10	–16.0	2.2	–160	–144	
	Low Gain	0.40	–4.0	8.9	–148	–144	
	Low Gain	1.00	4.0	22.3	–140	–144	
	Low Gain	2.00	10.0	44.6	–134	–144	
	High Gain	4.00	16.0	93.8	–128	–144	
	High Gain	12.00	25.6	281.5	–118	–144	



Figure 6. 10 MHz Single-Tone Spectrum, Direct Path, 200 MS/s (Typical)

Note The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specification.



Figure 7. 10.00001 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 200 MS/s (Typical)

Note The noise floor in Figure 7 is limited by the measurement device. Refer to the *Average Noise Density* specification.



Figure 8. Total Harmonic Distortion, Direct Path



Figure 9. Total Harmonic Distortion, Low-Gain Amplifier Path



Figure 10. Total Harmonic Distortion, High-Gain Amplifier Path



Figure 11. Intermodulation Distortion, 200 kHz Separation (Typical)



Figure 12. Direct Path, Two-Tone Spectrum (Typical)

Note The noise floor in Figure 12 is limited by the noise floor of the measurement device. Refer to the *Noise Floor* specification.

Sample Clock

Table 2.

Specification	Value	Comments
Sources	1. Internal, Divide-by-*N* (*N* ≥ 1) 2. Internal, DDS-based, High-Resolution 3. External, CLK IN (SMB front panel connector) 4. External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) 5. External, PXI Star trigger (backplane connector) 6. External, PXI_Trig<0..7> (backplane connector)	Refer to the *Onboard Clock* section for more information about Internal Clock Sources.

Table 2. (Continued)

Specification	Value		Comments
Sample Rate Range and Resolution			
Sample Clock Source	Sample Rate Range	Sample Rate Resolution	—
Divide-by-*N*	5 MS/s to 200 MS/s	Settable to (200 MS/s)/*N* ($1 \le N \le 40$)	
High Resolution	5 MS/s to 100 MS/s >100 MS/s to 200 MS/s	1.06 µHz 4.24 µHz	
CLK IN	5 MS/s to 200 MS/s	Resolution determined by external clock source. External Sample Clock duty cycle tolerance 40% to 60%.	
DDC CLK IN	5 MS/s to 200 MS/s		
PXI Star Trigger	5 MS/s to 105 MS/s		
PXI_Trig<0..7>	5 MS/s to 20 MS/s		
Sample Clock Delay Range and Resolution			
Sample Clock Source	Delay Adjustment Range	Delay Adjustment Resolution	—
Divide-by-*N*	±1 sample clock period	<5 ps	
High-Resolution ≤100 MHz	±1 sample clock period	Sample Clock Period/16,384	
High-Resolution >100 MHz	±1 sample clock period	Sample Clock Period/4,096	
External (all)	0 ns to 7.6 ns	<15 ps	

Table 2. (Continued)

Specification	Value				Comments
System Phase Noise and Jitter (10 MHz Carrier)					
Sample Clock Source	System Phase Noise Density (dBc/Hz) Offset			System Output Jitter (Integrated from 100 Hz to 100 kHz)	1. High-Resolution specifications vary with Sample Rate. 2. Values are typical. 3. PXI Star trigger specification is valid when the Sample Clock Source is locked to PXI_CLK10.
	100 Hz	1 kHz	10 kHz		
Divide-by-*N*	–110	–122	–138	1.5 ps rms	
High-Resolution[1] 100 MS/s	–109	–120	–120	4.0 ps rms	
High-Resolution[1] 200 MS/s	–108	–120	–122	4.2 ps rms	
CLK IN[2]	–116	–130	–143	1.1 ps rms	
PXI Star Trigger[2,3]	–111	–128	–136	2.1 ps rms	
External Sample Clock Input Jitter Tolerance	Cycle-Cycle Jitter ±150 ps Period Jitter ±1 ns				—
Sample Clock Exporting					
Exported Sample Clock Destinations	1. PFI<0..1> (SMB front panel connectors) 2. DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) 3. PXI_Trig<0..6> (backplane connector)				Exported Sample Clocks can be divided by integer *K* ($1 \le K \le$ 4,194,304).
Exported Sample Clock Destinations	Maximum Frequency	Jitter (Typical)	Duty Cycle		—
PFI<0..1>	200 MHz	PFI 0: 6 ps rms PFI 1: 12 ps rms	25% to 65%		
DDC CLK OUT	200 MHz	60 ps rms	35% to 65%		
PXI_Trig<0..6>	20 MHz	—	—		

Onboard Clock
(Internal VCXO)

Table 3.

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	—
Frequency Accuracy	±25 ppm	—

Phase-Locked Loop (PLL) Reference Clock

Table 4.

Specification	Value	Comments
Sources	1. PXI_CLK10 (backplane connector) 2. CLK IN (SMB front panel connector)	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5422 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	—
Lock Time	≤200 ms	—
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL Reference Clock Frequency has to be accurate to ±50 ppm.	—
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	1. PFI<0..1> (SMB front panel connectors) 2. PXI_Trig<0..6> (backplane connector)	—

CLK IN
(Sample Clock and Reference Clock Input, Front Panel Connector)

Table 5.

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample Clock 2. PLL Reference Clock	—
Frequency Range	5 MHz to 200 MHz (Sample Clock Destination) 5 MHz to 20 MHz (PLL Reference Clock destination)	—
Input Voltage Range	Sine wave: 0.65 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω (0 dBm to +13 dBm) Square wave: 0.2 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω	—
Maximum Input Overload	±10 V	—
Input Impedance	50 Ω	—
Input Coupling	AC	—

PFI 0 and PFI 1
(Programmable Function Interface, Front Panel Connectors)

Table 6.

Specification	Value	Comments
Connectors	Two SMB (jack)	—
Direction	Bi-directional	—
Frequency Range	DC to 200 MHz	—
As an Input (Trigger)		
Destinations	Start Trigger	—
Maximum Input Overload	–2 V to +7 V	—
V_{IH}	2.0 V	—
V_{IL}	0.8 V	—
Input Impedance	1 kΩ	—
As an Output (Event)		
Sources	1. Sample Clock divided by integer K ($1 \le K \le 4{,}194{,}304$) 2. Sample Clock Timebase (200 MHz) divided by integer M ($4 \le M \le 4{,}194{,}304$) 3. PLL Reference Clock 4. Marker 5. Exported Start Trigger (Out Start Trigger)	—
Output Impedance	50 Ω	—
Maximum Output Overload	–2 V to +7 V	—

Table 6. (Continued)

Specification	Value	Comments
As an Output (Continued)		
V_{OH}	Minimum: 2.7 V (open load), 1.3 V (50 Ω load)	Output drivers are +3.3 V TTL compatible. Measured with a 1 m cable.
V_{OL}	Maximum: 0.6 V (open load), 0.2 V (50 Ω load)	
Rise/Fall Time (20% to 80%)	≤2.0 ns	Load of 10 pF.

Table 7.

Specification	Value			Comments
Connector Type	68-pin VHDCI female receptacle			—
Number of Data Output Signals	16			—
Control Signals	1. DDC CLK OUT (clock output) 2. DDC CLK IN (clock input) 3. PFI 2 (input) 4. PFI 3 (input) 5. PFI 4 (output) 6. PFI 5 (output)			—
Ground	23 pins			—
Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and PFI<4..5>)				
Signal Type	LVDS (Low-Voltage Differential Signal)			—
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with 100 Ω differential load. 2. Measured with 188143B-01 cable. 3. Driver and receiver comply with ANSI/TIA/EIA-644.
V_{OH}	—	1.3 V	1.7 V	
V_{OL}	0.8 V	1.0 V	—	
Differential Output Voltage	0.25 V	—	0.45 V	
Output Common-Mode Voltage	1.125 V	—	1.375 V	
Rise/Fall Time (20% to 80%)	—	0.8 ns	1.6 ns	

Table 7. (Continued)

Specification	Value		Comments
Output Signal Characteristics (Continued)			
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.		—
Output Enable/Disable	Controlled through the software on all Data Output Signals and Control Signals collectively. When disabled, the outputs go to a high-impedance state.		—
Maximum Output Overload	–0.3 V to +3.9 V		—
Input Signal Characteristics (Includes DDC CLK IN and PFI<2..3>)			
Signal Type	LVDS (Low-Voltage Differential Signal)		—
Input Differential Impedance	100 Ω		—
Maximum Output Overload	–0.3 V to +3.9 V		—
Signal Characteristics	Minimum	Maximum	—
Differential Input Voltage	0.1 V	0.5 V	
Input Common Mode Voltage	0.2 V	2.2 V	
DDC CLK OUT			
Clocking Format	Data outputs and markers change on the falling edge of DDC CLK OUT.		—
Frequency Range	Refer to the *Sample Clock* section for more information.		—
Duty Cycle	35% to 65%		—
Jitter	60 ps rms (typical)		—

Table 7. (Continued)

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 200 MHz	—
Input Duty Cycle Tolerance	40% to 60%	—

Start Trigger

Table 8.

Specification	Value	Comments
Sources	1. PFI<0..1> (SMB front panel connectors) 2. PFI<2..3> (DIGITAL DATA & CONTROL front panel connector) 3. PXI_Trig<0..7> (backplane connector) 4. PXI Star trigger (backplane connector) 5. Software (use function call) 6. Immediate (does not wait for a trigger). Default.	—
Modes	1. Single 2. Continuous 3. Stepped 4. Burst	—
Edge Detection	Rising	—
Minimum Pulse Width	25 ns. Refer to t_{s1} at **NI Signal Generators Help»Devices» NI 5422»NI PXI-5422»Triggering»Trigger Timing**.	—

Table 8. (Continued)

Specification	Value	Comments
Delay from Start Trigger to CH 0 Analog Output	65 Sample Clock Periods + 110 ns	Refer to t_{s2} at **NI Signal Generators Help»Devices» NI 5422» NI PXI-5422» Triggering» Trigger Timing**.
Delay from Start Trigger to Digital Data Output	41 Sample Clock periods + 110 ns	—
Trigger Exporting		
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the *Destinations* specification of Table 9.	—
Exported Trigger Delay	65 ns (typical). Refer to t_{s3} at **NI Signal Generators Help» Devices»NI 5422»NI PXI-5422»Triggering»Trigger Timing**.	—
Exported Trigger Pulse Width	>150 ns. Refer to t_{s4} at **NI Signal Generators Help» Devices»NI 5422»NI PXI-5422»Triggering»Trigger Timing**.	—

Table 9.

<table>
<tr><th>Specification</th><th colspan="3">Value</th><th>Comments</th></tr>
<tr><td>Destinations</td><td colspan="3">1. PFI<0..1> (SMB front panel connectors)
2. PFI<4..5> (DIGITAL DATA & CONTROL front panel connector)
3. PXI_Trig<0..6> (backplane connector)</td><td>—</td></tr>
<tr><td>Quantity</td><td colspan="3">One Marker per Segment.</td><td>—</td></tr>
<tr><td>Quantum</td><td colspan="3">Marker position must be placed at an integer multiple of four samples.</td><td>—</td></tr>
<tr><td>Width</td><td colspan="3">>150 ns. Refer to t_{m2} at NI Signal Generators Help» Devices»NI 5422»NI PXI-5422»Waveform Generation»Marker Events.</td><td>—</td></tr>
<tr><td rowspan="4">Skew</td><td>Destination</td><td>With Respect to Analog Output</td><td>With Respect to Digital Data Output</td><td rowspan="4">Refer to t_{m1} at NI Signal Generators Help»Devices» NI 5422» NI PXI-5422» Waveform Generation» Marker Events.</td></tr>
<tr><td>PFI<0..1></td><td>±2 Sample Clock Periods</td><td>N/A</td></tr>
<tr><td>PFI<4..5></td><td>N/A</td><td><2 ns</td></tr>
<tr><td>PXI_Trig<0..6></td><td>±2 Sample Clock Periods</td><td>N/A</td></tr>
<tr><td>Jitter</td><td colspan="3">40 ps rms (typical)</td><td>—</td></tr>
</table>

Waveform and Instruction Memory Utilization

Table 10.

<table>
<tr><th>Specification</th><th colspan="3">Value</th><th>Comments</th></tr>
<tr><td>Memory Usage</td><td colspan="3">The NI 5422 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.</td><td>—</td></tr>
<tr><td>Onboard Memory Size</td><td colspan="3">8 MB standard: 8,388,608 bytes
256 MB option: 268,435,456 bytes
32 MB option: 33,554,432 bytes
512 MB option: 536,870,912 bytes</td><td>—</td></tr>
<tr><td>Output Modes</td><td colspan="3">Arbitrary Waveform mode and Arbitrary Sequence mode</td><td>—</td></tr>
<tr><td>Arbitrary Waveform Mode</td><td colspan="3">In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.</td><td>—</td></tr>
<tr><td>Arbitrary Sequence Mode</td><td colspan="3">In Arbitrary Sequence mode, a sequence directs the NI 5422 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.</td><td>—</td></tr>
<tr><td rowspan="8">Minimum Waveform Size (Samples)</td><td>Trigger Mode</td><td>Arbitrary Waveform Mode</td><td>Arbitrary Sequence Mode</td><td rowspan="8">The Minimum Waveform Size is sample rate dependent in Arbitrary Sequence mode.</td></tr>
<tr><td>Single</td><td>16</td><td>16</td></tr>
<tr><td rowspan="2">Continuous</td><td rowspan="2">32</td><td>192 @ >50 MS/s</td></tr>
<tr><td>96 @ ≤50 MS/s</td></tr>
<tr><td rowspan="2">Stepped</td><td rowspan="2">32</td><td>192 @ >50 MS/s</td></tr>
<tr><td>96 @ ≤50 MS/s</td></tr>
<tr><td rowspan="2">Burst</td><td rowspan="2">32</td><td>192 @ >50 MS/s</td></tr>
<tr><td>96 @ ≤50 MS/s</td></tr>
</table>

Table 10. (Continued)

Specification	Value				Comments
Loop Count	1 to 16,777,215. Burst trigger: Unlimited				—
Quantum	Waveform size must be an integer multiple of four samples				—
Memory Limits					
	8 MB Standard	32 MB Option	256 MB Option	512 MB Option	All trigger modes except where noted.
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 Samples	16,777,088 Samples	134,217,600 Samples	268,435,328 Samples	
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,048 Samples	16,776,960 Samples	134,217,472 Samples	268,435,200 Samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples.

Calibration

Table 11.

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 90 seconds to complete.	—
External Calibration	The External Calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	—
Calibration Interval	Specifications valid within two years of External Calibration.	—
Warm-up Time	15 minutes	—

Table 12.

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	2 A	2 A	Typical Operation is Sine Output, with Analog Filter, 50 Ω termination. 200 MS/s High Resolution Sample Clock. Digital Pattern enabled and terminated, Sample Clock routed to PFI 0 and terminated. Overload Operation occurs when CH 0 is shorted to ground.
+5 VDC	See Figure 13	2.7 A	
+12 VDC	0.46 A	0.46 A	
–12 VDC	0.01 A	0.01 A	
Total Power	12.2 W + 5 V * 5 V Current	25.7 W	



Figure 13. 5 V Current Versus Frequency and Amplitude

Table 13.

Specification	Value	Comments
Driver Software	NI-FGEN version 2.2.1 or later. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5422. NI-FGEN provides application programming interfaces for many development environments.	—
Application Software	NI-FGEN provides programming interfaces for the following application development environments: • LabVIEW™ • LabWindows™/CVI™ • Measurement Studio • Microsoft Visual C/C++ • Microsoft Visual Basic • Borland C/C++	—
Soft Front Panel/ Interactive Configuration	The FGEN Soft Front Panel 2.2 or later supports interactive control of the NI 5422. The FGEN Soft Front Panel is included on the NI-FGEN driver CD. Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5422. MAX is also included on the NI-FGEN CD.	—

Environment

NI PXI-5422 Environment

Note To ensure that the NI PXI-5422 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5422 kit. The NI PXI-5422 is intended for indoor use only.

Table 14.

Specifications	Value	Comments
Operating Temperature	0 ºC to +55 ºC in all NI PXI chassis except the following: 0 ºC to +45 ºC when installed in an NI PXI-101*x* or NI PXI-1000B chassis. (Meets IEC-60068-2-1 and IEC-60068-2-2.)	—
Storage Temperature	–25 ºC to +85 ºC. Meets IEC-60068-2-1 and IEC-60068-2-2.	—
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	—
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Operating Vibration	5 Hz to 500 Hz, 0.31 g_{rms}. Meets IEC-60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g_{rms}. Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	—
Altitude	2,000 m maximum (at 25 °C ambient temperature)	—
Pollution Degree	2	—

Safety, Electromagnetic Compatibility, and CE Compliance

Caution Hot Surface Allow the NI 5422 to cool before removing it from the chassis to reduce risk of burns. Use caution when handling because recently used NI 5422 devices may exceed safe handling temperatures.

Table 15.

Specification	Value	Comments
Safety	The NI 5422 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: • IEC 61010-1, EN 61010-1 • UL 61010-1 • CAN/CSA C22.2 No. 61010-1	For UL and other safety certifications, refer to the product label or to `ni.com/certification`, search by model number or product line, and click the appropriate link in the Certification column.
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	—
Immunity	EN 61326:1997 + A2:2001, Table 1 Up to 4 mVpp noise (about –44 dBm) may be present on the output during the conducted immunity test. Use of the product at levels below –44 dBm will result in self-recoverable errors. Good screening (shielding) techniques must be employed throughout the user's data acquisition system.	—

Table 15. (Continued)

Specification	Value	Comments
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant **Notes**: 1. This device is not intended for, and is restricted from, use in residential areas. 2. For EMC compliance, you *must* operate this device with shielded cabling. 3. When connected to other test objects, this product may cause radio interference. If this occurs, you may be required to take adequate measures to reduce the interference.	—
This product meets the essential requirements of applicable European Directives as amended for CE marking, as follows:		
Low-Voltage Directive (safety)	73/23/EEC	—
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	—
Note: Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit `ni.com/certification`, search by model number or product line, and click the appropriate link in the Certification column.		

Table 16.

Specification	Value		Comments
Dimensions	Single 3U PXI slot. Also CompactPCI compatible.		—
Weight	12.4 oz (352 g)		—
Front Panel Connectors			
Label	Function(s)	Connector Type	—
CH 0	Analog Output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle	
Front Panel LED Indicators			
Label	Function		For more information, refer to the *NI Signal Generators Help*.
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5422 to the controller.		
ACTIVE LED	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5422.		
Included Cable			
	1 (NI part number 763541-01), 50 Ω, BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.		—

Technical Support Resources

NI Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of `ni.com`.

Worldwide Support

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of `ni.com`. Branch office Web sites provide up-to-date contact information, support phone numbers, email addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. For telephone support in the United States, dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada (Calgary) 403 274 9391, Canada (Ottawa) 613 233 5949, Canada (Québec) 450 510 3055, Canada (Toronto) 905 785 0085, Canada (Vancouver) 514 685 7530, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, Greece 30 2 10 42 96 427, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Malaysia 603 9131 0918, Mexico 001 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 65 6226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 2 2528 7227, Thailand 662 992 7519, United Kingdom 44 0 1635 523545

371400A-01 Sep04