NI 5422 Specifications

NI PXI-5422 16-Bit 200 MS/s Arbitrary Waveform Generator

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- Signals terminated with 50 Ω .
- Direct Path set to 1 V_{pk-pk} , Low-Gain Amplifier Path set to 2 V_{pk-pk} , and High-Gain Amplifier Path set to 12 V_{pk-pk} .
- Sample rate set to 200 MS/s and the Sample Clock Source set to Divide-by-*N*.

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 5422 specifications, visit ni.com/manuals.

To access all the NI 5422 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5422 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.

Contents

СН 0	2
Sample Clock	15
Onboard Clock	
Phase-Locked Loop (PLL) Reference Clock	18
CLK IN	
PFI 0 and PFI 1	
DIGITAL DATA & CONTROL (DDC)	
Start Trigger	
Markers	
Waveform and Instruction Memory Utilization	27
Calibration	
Power	
Software	
Environment	
Safety, Electromagnetic Compatibility, and CE Compliance	
Physical	
Technical Support Resources	
11	



CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage	Characteristics	
Output Paths	 The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute. The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V_{pk-pk} to 0.707 V_{pk-pk}. 	
DAC Resolution	16 bits	_

Table 1.

 Table 1. (Continued)

Specification		Comments			
Amplitude and					
Amplitude			Amplitu	de (V _{pk-pk})	1. Amplitude
Range	Path	Load	Minimum Value	Maximum Value	values assume the full scale
	Direct	50 Ω	0.707	1.00	of the DAC is utilized. If an
		1 kΩ	1.35	1.90	amplitude
		Open	1.41	2.00	smaller than the minimum
	Low-	50 Ω	0.00564	2.00	value is desired, then
	Gain Amplifier	1 kΩ	0.0107	3.81	waveforms less than full scale
		Open	0.0113	4.00	of the DAC can be used.
	High- Gain Amplifier	50 Ω	0.0338	12.0	2. NI-FGEN
		$1 \text{ k}\Omega$	0.0644	22.9	compensates for user-
		Open	0.0676	24.0	specified resistive loads.
Amplitude Resolution	3 digits				1
Offset Range	Span of ± <0.0028%	Not available on the Direct Path.			

 Table 1. (Continued)

Specification			Value	Comments
Maximum Out	put Voltag	e		
Maximum	Path	The combination		
Output Voltage	Direct	50 Ω	±0.500	of Amplitude and Offset is limited
		1 kΩ	±0.953	by the Maximum Output Voltage.
		Open	±1.000	output voluge.
	Low-	50 Ω	±1.000	
	Gain Amplifier	1 kΩ	±1.905	
	_	Open	±2.000	
	High-	50 Ω	±6.000	
	Gain Amplifier	1 kΩ	±11.43	
		Open	±12.00	
Accuracy				
DC Accuracy	$\pm 0.2\%$ of (within \pm $\pm 0.4\%$ of (0 °C to 5 For the D Gain Acc temperatu Gain Acc DC Offse	irect Path uracy: ±0 ure) uracy: ±0 t Error: ±2	All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths also are calibrated for offset errors. Calibrated for high impedance load.	
AC Amplitude Accuracy	±1.0% of	desired A	50 kHz sine wave.	
Output Charac	teristics			
Output Impedance	50Ω non	ninal or 75	—	
Output Coupling	DC			_

 Table 1. (Continued)

Specification			Comments				
Output Charac							
Output Enable	Software-selectable CH 0 Output is terr equal to the selecter						
Maximum Output Overload	(±8 V for the Direc damage. No damag	The CH 0 output can be connected to a 50 Ω , ±12 V (±8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.					
Waveform Summing	The CH 0 output su similar paths—spec signal generators ca	—					
Frequency and	Transient Response	9					
Analog Filter	Software-selectable	er.	Available on Low-Gain Amplifier and High-Gain Amplifier Paths.				
Pulse			Values are				
Response	Direct	Low-Gain Amplifier	High-Gain Amplifier	typical. Analog Filter disabled. Measured with a			
Rise/Fall Time	1.0 ns	2.1 ns	4.8 ns	1 m RG-223			
Aberration	16%	6%	8%	cable.			




Figure 1. Normalized Passband Flatness, Direct Path




Figure 2. Normalized Passband Flatness, Low-Gain Amplifier Path




Figure 3. Normalized Passband Flatness, High-Gain Amplifier Path




Figure 4. Pulse Response, Low-Gain Amplifier Path with a 50 Ω Load

Table 1. (Continued)

Specification		Comments		
Suggested Max	imum Frequencies fo	r Common Functi	ons	
Function		Disable the		
	Direct	Low-Gain Amplifier	High-Gain Amplifier	Analog Filter for square, ramp, and triangle
Sine	80 MHz	80 MHz	43 MHz	functions.
Square	Not Recommended	50 MHz	25 MHz	
Ramp	Not Recommended	10 MHz	10 MHz	
Triangle	Not Recommended	10 MHz	10 MHz	




Figure 5. Recommended Sine Wave Frequency Versus Amplitude

Table 1. (Continued)

Specification		Comments		
Spectral Chara	cteristics			
Spurious-Free Dynamic		Path	1	Amplitude –1 dBFS.
Range (SFDR) with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	Measured from DC to 100 MHz. Also called
1 MHz	-70 dBc	-65 dBc	-66 dBc	harmonic distortion.
5 MHz	-70 dBc	-65 dBc	-58 dBc	SFDR with harmonics at low
10 MHz	-70 dBc	-65 dBc	-52 dBc	amplitudes is
20 MHz	-63 dBc	-64 dBc	-49 dBc	limited by a -148 dBm/Hz
30 MHz	-57 dBc	-60 dBc	-43 dBc	noise floor. All
40 MHz	-48 dBc	-53 dBc	-39 dBc	values are typical and
50 MHz	-48 dBc	-53 dBc	—	include aliased
60 MHz	-47 dBc	-52 dBc		harmonics.
70 MHz	-47 dBc	-52 dBc		
80 MHz	-41 dBc	-52 dBc		

Table 1. (Continued)

Specification			Val	ue			Comments
Spectral Chara	cteristics (Co	ontinued)				
Spurious-Free Dynamic			Pa	th			Amplitude -1 dBFS.
Range (SFDR) without Harmonics	Direct		Low-Gain Amplifier		High- Ampl		Measured from DC to 100 MHz. SFDR without harmonics at low
1 MHz	-85 dB	SFS	-80 a	dBFS	–77 d	BFS	amplitudes is limited by a
5 MHz	–85 dB	FS	-80 0	dBFS	–77 d	BFS	-148 dBm/Hz
10 MHz	-80 dB	SFS	-80 a	dBFS	–77 d	BFS	noise floor. All values are
20 MHz	-80 dB	SFS	-80 a	dBFS	–77 d	BFS	typical and include aliased
30 MHz	-73 dB	FS	-71 c	dBFS	-68 d	BFS	harmonics.
40 MHz	-48 dB	FS	–58 dBFS		–55 dBFS		
50 MHz	-48 dB	FS	-53 0	–53 dBFS		-	
60 MHz	–47 dB	FS	-52 0	dBFS			
70 MHz	-47 dB	SFS	–52 dBFS		_	-	
80 MHz	-41 dB	FS	-52 dBFS		_	-	
Average Noise Density		_	litude nge	Avera	age Noise D	ensity	Average Noise Density at small
	Path	V _{pk-pk}	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/ Hz	amplitudes is limited by a –168 dBm/Hz
	Direct	1.00	4.0	19.9	-141	-145	noise floor.
	Low Gain	0.06	-20.5	1.3	-164	-144	
	Low Gain	0.10	-16.0	2.2	-160	-144	
	Low Gain	0.40	-4.0	8.9	-148	-144	
	Low Gain	1.00	4.0	22.3	-140	-144	
	Low Gain	2.00	10.0	44.6	-134	-144	
	High Gain	4.00	16.0	93.8	-128	-144	
	High Gain	12.00	25.6	281.5	-118	-144	






Figure 6. 10 MHz Single-Tone Spectrum, Direct Path, 200 MS/s (Typical)



Note The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specification.





Note The noise floor in Figure 7 is limited by the measurement device. Refer to the *Average Noise Density* specification.

R




Figure 8. Total Harmonic Distortion, Direct Path




Figure 9. Total Harmonic Distortion, Low-Gain Amplifier Path




Figure 10. Total Harmonic Distortion, High-Gain Amplifier Path




Figure 11. Intermodulation Distortion, 200 kHz Separation (Typical)




Figure 12. Direct Path, Two-Tone Spectrum (Typical)

Note The noise floor in Figure 12 is limited by the noise floor of the measurement device. Refer to the *Noise Floor* specification.

Sample Clock

R

Value	Comments
 Internal, Divide-by-N (N ≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) External, PXI Star trigger (backplane connector) External, PXI Trig<0, 7> (backplane connector) 	Refer to the Onboard Clock section for more information about Internal Clock Sources.
	 Internal, Divide-by-N (N ≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector)

Table 2.

 Table 2.
 (Continued)

Specification	Va	alue	Comments
Sample Rate Rat	nge and Resolution		
Sample Clock Source	Sample Rate Range	Sample Rate Resolution	
Divide-by-N	5 MS/s to 200 MS/s	Settable to $(200 \text{ MS/s})/N$ $(1 \le N \le 40)$	
High Resolution	5 MS/s to 100 MS/s >100 MS/s to 200 MS/s	1.06 μHz 4.24 μHz	
CLK IN	5 MS/s to 200 MS/s	Resolution determined by	
DDC CLK IN	5 MS/s to 200 MS/s	external clock source.	
PXI Star Trigger	5 MS/s to 105 MS/s	External Sample Clock duty cycle tolerance 40% to 60%.	
PXI_Trig<07>	5 MS/s to 20 MS/s		
Sample Clock D	elay Range and Resolution	· · · ·	
Sample Clock Source	Delay Adjustment Range	Delay Adjustment Resolution	_
Divide-by-N	±1 sample clock period	<5 ps	
High- Resolution ≤100 MHz	±1 sample clock period	Sample Clock Period/16,384	
High- Resolution >100 MHz	±1 sample clock period	Sample Clock Period/4,096	
External (all)	0 ns to 7.6 ns	<15 ps	

 Table 2.
 (Continued)

Specification	Value					Comments	
System Phase No	oise and Ji	itter (10 N	AHz Carri	ier)		·	
Sample Clock Source	System Phase Noise Density (dBc/Hz) Offset			System Output Jitter (Integrated from		1. High- Resolution specifications vary with	
	100 Hz	1 kHz	10 kHz	100	Hz to 100 kHz)	Sample Rate.	
Divide-by-N	-110	-122	-138		1.5 ps rms	2. Values are	
High- Resolution ¹ 100 MS/s	-109	-120	-120		4.0 ps rms	typical. 3. PXI Star trigger	
High- Resolution ¹ 200 MS/s	-108	-120	-122		4.2 ps rms	specification is valid when the Sample Clock Source is	
CLK IN ²	-116	-130	-143		1.1 ps rms	locked to	
PXI Star Trigger ^{2,3}	-111	-128	-136		2.1 ps rms	PXI_CLK10.	
External Sample Clock Input Jitter Tolerance		ycle Jitter tter ±1 ns					
Sample Clock E	xporting						
Exported Sample Clock Destinations	 PFI<01> (SMB front panel connectors) DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) 					Exported Sample Clocks can be divided by integer K ($1 \le K \le$ 4,194,304).	
Exported Sample Clock Destinations	3. PXI_Trig<06> (backplane connector) Maximum Frequency Jitter (Typical) Duty Cycle						
PFI<01>	200 1	MHz	PFI 0: 6	-	25% to 65%		
DDC CLK OUT	200 1	MHz	PFI 1: 12 60 ps	1	35% to 65%		
PXI_Trig<06>	20 N	/IHz	_	_	_	1	

Т	`~	b	le	3	

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	
Frequency Accuracy	±25 ppm	

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	 PXI_CLK10 (backplane connector) CLK IN (SMB front panel connector) 	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5422 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	—
Lock Time	≤200 ms	—
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz.Default of 10 MHz.The PLL Reference Clock Frequency has to be accurate to ±50 ppm.	
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	 PFI<01> (SMB front panel connectors) PXI_Trig<06> (backplane connector) 	

Table 4.

CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample Clock	—
	2. PLL Reference Clock	
Frequency	5 MHz to 200 MHz (Sample Clock Destination)	—
Range	5 MHz to 20 MHz (PLL Reference Clock destination)	
Input Voltage Range	Sine wave: 0.65 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω (0 dBm to +13 dBm)	—
	Square wave: 0.2 $V_{pk\text{-}pk}$ to 2.8 $V_{pk\text{-}pk}$ into 50 Ω	
Maximum Input Overload	±10 V	—
Input Impedance	50 Ω	—
Input Coupling	AC	

Table J.

PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jack)	
Direction	Bi-directional	
Frequency Range	DC to 200 MHz	_
As an Input (Tr	igger)	
Destinations	Start Trigger	
Maximum Input Overload	-2 V to +7 V	_
V _{IH}	2.0 V	
V _{IL}	0.8 V	
Input Impedance	1 kΩ	_
As an Output (H	Event)	
Sources	1. Sample Clock divided by integer K ($1 \le K \le 4,194,304$)	
	2. Sample Clock Timebase (200 MHz) divided by integer M (4 $\leq M \leq$ 4,194,304)	
	3. PLL Reference Clock	
	4. Marker	
	5. Exported Start Trigger (Out Start Trigger)	
Output Impedance	50 Ω	
Maximum Output Overload	-2 V to +7 V	

Table 6.

 Table 6. (Continued)

Specification	Value	Comments		
As an Output (Continued)				
V _{OH}	Minimum: 2.7 V (open load), 1.3 V (50 Ω load)	Output drivers		
		are +3.3 V TTL compatible.		
		Measured with a		
V _{OL}	Maximum: 0.6 V (open load), 0.2 V (50 Ω load)	1 m cable.		
Rise/Fall Time (20% to 80%)	≤2.0 ns	Load of 10 pF.		

DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

Specification		Comments		
Connector Type	68-pin VHDCI fem	_		
Number of Data Output Signals	16			
Control Signals	 DDC CLK OUT DDC CLK IN (d PFI 2 (input) PFI 3 (input) PFI 4 (output) PFI 5 (output) 			
Ground	23 pins	_		
Output Signal O	Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and			
Signal Type	LVDS (Lo	_		
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with 100 Ω differential
V _{OH}		1.3 V	1.7 V	load.
V _{OL}	0.8 V	1.0 V		2. Measured with
Differential Output Voltage	0.25 V		0.45 V	188143B-01 cable.
Output Common-Mode Voltage	1.125 V		1.375 V	3. Driver and receiver comply with ANSI/TIA/
Rise/Fall Time (20% to 80%)		0.8 ns	1.6 ns	EIA-644.

Table 7.

 Table 7. (Continued)

Specification	Va	Comments				
Output Signal (Output Signal Characteristics (Continued)					
Output Skew	Typical: 1 ns, maximum 2 ns. two outputs on the DIGITAL front panel connector.	_				
Output Enable/Disable	Controlled through the softwa and Control Signals collective outputs go to a high-impedan	_				
Maximum Output Overload	-0.3 V to +3.9 V					
Input Signal Ch	naracteristics (Includes DDC)	CLK IN and PFI<23>)				
Signal Type	LVDS (Low-Voltage Differen	itial Signal)	_			
Input Differential Impedance	100 Ω	_				
Maximum Output Overload	-0.3 V to +3.9 V	_				
Signal Characteristics	Minimum	Maximum	_			
Differential Input Voltage	0.1 V	0.5 V				
Input Common Mode Voltage	0.2 V					
DDC CLK OUT	Γ					
Clocking Format	Data outputs and markers cha DDC CLK OUT.	_				
Frequency Range	Refer to the Sample Clock see	_				
Duty Cycle	35% to 65%		_			
Jitter	60 ps rms (typical)					

 Table 7. (Continued)

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 200 MHz	_
Input Duty Cycle Tolerance	40% to 60%	

Start Trigger

Specification	Value	Comments		
Sources	1. PFI<01> (SMB front panel connectors)			
	 PFI<23> (DIGITAL DATA & CONTROL front panel connector) 			
	3. PXI_Trig<07> (backplane connector)			
	4. PXI Star trigger (backplane connector)			
	5. Software (use function call)			
	6. Immediate (does not wait for a trigger). Default.			
Modes	1. Single	—		
	2. Continuous			
	3. Stepped			
	4. Burst			
Edge Detection	Rising	—		
Minimum Pulse Width	25 ns. Refer to t _{s1} at NI Signal Generators Help»Devices» NI 5422»NI PXI-5422»Triggering»Trigger Timing .			

Table 8

 Table 8. (Continued)

Specification	Value	Comments
Delay from Start Trigger to CH 0 Analog Output	65 Sample Clock Periods + 110 ns	Refer to t _{s2} at NI Signal Generators Help»Devices» NI 5422» NI PXI-5422» Triggering» Trigger Timing.
Delay from Start Trigger to Digital Data Output	41 Sample Clock periods + 110 ns	_
Trigger Export	ing	
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification of Table 9.	_
Exported Trigger Delay	65 ns (typical). Refer to t _{s3} at NI Signal Generators Help» Devices»NI 5422»NI PXI-5422»Triggering»Trigger Timing .	_
Exported Trigger Pulse Width	>150 ns. Refer to t _{s4} at NI Signal Generators Help» Devices»NI 5422»NI PXI-5422»Triggering»Trigger Timing .	_

Markers

	Commente			
Specification		Comments		
Destinations	1. PFI<01> (SMI	—		
	2. PFI<45> (DIG connector)			
	3. PXI_Trig<06>	or)		
Quantity	One Marker per Se			
Quantum	Marker position me four samples.	—		
Width	>150 ns. Refer to t _{m2} at NI Signal Generators Help » Devices » NI 5422 » NI PXI-5422 » Waveform Generation » Marker Events .			
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to t _{m1} at NI Signal Generators
	PFI<01>	±2 Sample Clock Periods	N/A	Help»Devices» NI 5422» NI PXI-5422»
	PFI<45>	N/A	<2 ns	Waveform
	PXI_Trig<06>	±2 Sample Clock Periods	N/A	Generation» Marker Events.
Jitter	40 ps rms (typical)			

Table 9.

Waveform and Instruction Memory Utilization

Specification		Va	lue	Comments
Memory Usage	The NI 5422 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			_
Onboard Memory Size	8 MB si 8,388,60 32 MB 33,554,4	_		
Output Modes		•	536,870,912 bytes d Arbitrary Sequence mode	
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.			_
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5422 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			
Minimum Waveform Size	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The Minimum Waveform Size is sample rate
(Samples)	Single	16	16	dependent in Arbitrary
	Continuous	32	192 @ >50 MS/s	Sequence mode.
			96 @ ≤50 MS/s	
	Stepped	32	192 @ >50 MS/s	
			96 @ ≤50 MS/s	
	Burst	32	192 @ >50 MS/s	
			96 @ ≤50 MS/s	

Table 10.

Table 10. (Continued)

Specification	Value				Comments
Loop Count	1 to 16,777,215. Burst trigger: Unlimited				—
Quantum	Waveform size of four sample	e must be an int es	eger multiple		
Memory Limit	s				
	8 MB Standard	32 MB Option	256 MB Option	512 MB Option	All trigger modes except where
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 Samples	16,777,088 Samples	134,217,600 Samples	268,435,328 Samples	noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,048 Samples	16,776,960 Samples	134,217,472 Samples	268,435,200 Samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples.

Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 90 seconds to complete.	_
External Calibration	The External Calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	
Calibration Interval	Specifications valid within two years of External Calibration.	_
Warm-up Time	15 minutes	

Table 11.

Power

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	2 A	2 A	Typical
+5 VDC	See Figure 13	2.7 A	Operation is Sine Output, with
+12 VDC	0.46 A	0.46 A	Analog Filter, 50 Ω termination.
-12 VDC	0.01 A	0.01 A	200 MS/s High
Total Power	12.2 W + 5 V * 5 V Current	25.7 W	Resolution Sample Clock. Digital Pattern enabled and terminated, Sample Clock routed to PFI 0 and terminated. Overload Operation occurs when CH 0 is shorted to ground.

Table 12.




Figure 13. 5 V Current Versus Frequency and Amplitude

Software

Specification	Value	Comments
Driver Software	NI-FGEN version 2.2.1 or later. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5422. NI-FGEN provides application programming interfaces for many development environments.	_
Application Software	 NI-FGEN provides programming interfaces for the following application development environments: LabVIEW[™] LabWindows[™]/CVI[™] Measurement Studio Microsoft Visual C/C++ Microsoft Visual Basic Borland C/C++ 	
Soft Front Panel/ Interactive Configuration	The FGEN Soft Front Panel 2.2 or later supports interactive control of the NI 5422. The FGEN Soft Front Panel is included on the NI-FGEN driver CD. Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5422. MAX is also included on the NI-FGEN CD.	

Table	13.
-------	-----

NI PXI-5422 Environment

Note To ensure that the NI PXI-5422 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5422 kit. The NI PXI-5422 is intended for indoor use only.

Specifications	Value	Comments
Operating	0 °C to +55 °C in all NI PXI chassis except the following:	
Temperature	0 °C to +45 °C when installed in an NI PXI-101 x or NI PXI-1000B chassis. (Meets IEC-60068-2-1 and IEC-60068-2-2.)	
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	—
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	
Operating Vibration	5 Hz to 500 Hz, 0.31 g _{rms} . Meets IEC-60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	—
Altitude	2,000 m maximum (at 25 °C ambient temperature)	
Pollution Degree	2	

Safety, Electromagnetic Compatibility, and CE Compliance



Caution Hot Surface Allow the NI 5422 to cool before removing it from the chassis to reduce risk of burns. Use caution when handling because recently used NI 5422 devices may exceed safe handling temperatures.

Specification	Value	Comments
Safety	 The NI 5422 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: IEC 61010-1, EN 61010-1 UL 61010-1 CAN/CSA C22.2 No. 61010-1 	For UL and other safety certifications, refer to the product label or to ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column.
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	
Immunity	EN 61326:1997 + A2:2001, Table 1 Up to 4 mVpp noise (about –44 dBm) may be present on the output during the conducted immunity test. Use of the product at levels below –44 dBm will result in self-recoverable errors. Good screening (shielding) techniques must be employed throughout the user's data acquisition system.	

Table 15.

 Table 15.
 (Continued)

Specification	Value	Comments	
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant	_	
	Notes:		
	1. This device is not intended for, and is restricted from, use in residential areas.		
	2. For EMC compliance, you <i>must</i> operate this device with shielded cabling.		
	3. When connected to other test objects, this product may cause radio interference. If this occurs, you may be required to take adequate measures to reduce the interference.		
This product meets the essential requirements of applicable European Directives as amended for CE marking, as follows:			
Low-Voltage Directive (safety)	73/23/EEC	_	
Electromagnetic Compatibility Directive (EMC)	89/336/EEC		
Note : Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.			

Physical

		ле то.	
Specification	Va	Comments	
Dimensions	Single 3U PXI slot. Also Cor	_	
Weight	12.4 oz (352 g)		_
Front Panel Co	nnectors		
Label	Function(s)	Connector Type	_
CH 0	Analog Output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle	
Front Panel LE	D Indicators		
Label	Function		For more
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5422 to the controller.		information, refer to the <i>NI Signal</i> <i>Generators Help</i> .
ACTIVE LED	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5422.		
Included Cable			
	1 (NI part number 763541-01), 50 Ω, BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.		_

Table 16.

NI Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of ni.com.

Worldwide Support

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of ni.com. Branch office Web sites provide up-to-date contact information, support phone numbers, email addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. For telephone support in the United States, dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada (Calgary) 403 274 9391, Canada (Ottawa) 613 233 5949, Canada (Québec) 450 510 3055, Canada (Toronto) 905 785 0085, Canada (Vancouver) 514 685 7530, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, Greece 30 2 10 42 96 427, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Malaysia 603 9131 0918, Mexico 001 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 65 6226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 2 2528 7227, Thailand 662 992 7519, United Kingdom 44 0 1635 523545

CVI[™], IVI[™], LabVIEW[™], Measurement Studio[™], National Instruments[™], NI[™], ni.com[™], and NI-FGEN[™] are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: **Help*Patents** in your software, the patents.txt file on your CD, or ni.com/patents.



371400A-01